Abstract: When the NAND Flash memory is used beyond specific retention time, data stored in NAND Flash memory may not be read out correctly due to retention error. In this paper, a word line interference (WI) based data recovery technique is proposed to recover retention-failed data. By using WI, a large amount of electrons can be re-injected into retention-failed cells with one program operation. To improve recovery efficiency and recover retention error in a block, an iterated WI recovery algorithm which combines WI and previously reported DRRP technique is proposed. Experiment results show that WI recovery technique gains a higher recovery efficiency compared with DRRP technique.
Introduction
Flash memory has been widely used in embedded system, personal computer, data center due to its various advantages over HDD. As the technology node scales down, NAND Flash storage density increases with unavoidable reliability degradation. The main reliability issues of NAND Flash consist of data retention [1] , program disturb [2] , cell to cell interference [3] , read disturb [4] et al. Data retention error is the dominant error source among these reliability issues. One of the effective ways to deal with data retention error is to apply ECC (error correction code) [5] . In most cases, RBER (raw bit error rate) is low and data errors can be corrected by ECC. But when RBER of data exceeds ECC correction capability, the data retention error cannot be corrected by ECC.
Read retry is another practical method to deal with data retention problem. Read retry is to search the optimal read reference voltage and it has limitation too. If the V th shift is severe, the retention error cannot be corrected with applying optimal read reference voltage. Data recovery technique is thus needed to retrieve the uncorrectable data.
Several data recovery techniques have been proposed in previous work. Data retention-error recovery pulse (DRRP) technique uses read voltage pulses to reinject electrons into retention-failed cells [6] . Word line program disturbance (WPD) based data recovery technique utilizes program disturb to recharge retention-failed cell instead of read voltage pulses [7] . Flash Defibrillator (FD) optimizes DRRP by identifying abnormal charge-transient behavior of NAND cells during recovery progress and accordingly applying selective recovery procedure [8] . Recovery efficiency is thus improved. All these methods re-inject electrons into cells by applying read/program voltage on gate of cells to reduce retention error. However, due to few electrons can be injected into cells in single operation, many operation cycles are needed to retrieve the uncorrectable data. This time-consuming process limits the extensive use of data recovery technique.
In this paper, we propose a word line interference (WI) based data retention error recovery technique to recover data suffering from severe retention problem. Invalid pages are used to impose WI on its neighbor target cells share the same string. By programming invalid page to a higher voltage, a large amount of electrons are re-injected into retention-failed cells in its neighbor target pages. Compared with previously reported DRRP technique, the proposed WI based recovery technique can reduce retention error with higher efficiency. To further improve recovery capability, an iterated WI algorithm which combines WI with DRRP is proposed. By applying WI based recovery technique and DRRP technique in an interleaved fashion, all pages in a block except pages in layer 1 can be recovered by WI and DRRP. Recovery efficiency is greatly improved.
The rest of the paper is organized as follows. In the next section, related background knowledge is described. In section 3, the proposed data recovery technique is presented in detail. Section 4 is the experiment results. The conclusion is made in section 5. 
Data retention
Data stored in NAND Flash cell is distinguished in different V th via injecting different amount of elections into NAND Flash cell. As the data storage time increases, electrons stored in NAND Flash cell release slowly due to de-trapping mechanism [10] and trap assisted tunneling (TAT) mechanism [11] . When the amount of released electrons is large enough to shift cell's V th lower than the corresponding read reference voltage, error occurs, just as illustrated in Fig. 2 . This type of error is referred as data retention error. Data retention error is the dominant error source of NAND Flash data errors.
WI based data retention error recovery scheme
While programming cells (also called aggressor cell) share the same word line, their direct-neighbored cells in the same string (also called victim cell) will be disturbed due to the word line interference [12] . Electrons will flow into those disturbed cells causing their threshold voltage shift to right. In 3D vertical channel NAND Flash, programming pages in layer n will disturb their vertical neighbor pages in layer nÀ1=nþ1, just as illustrated in Fig. 3(a) . V th shift of victim cell increases with increase of V th shift of aggressor cell.
Since data retention error is caused by charge loss, word line interference can be used to recharge the cell to reduce data retention error. In NAND Flash memory, when data of one page is moved to other place, the page is marked as invalid. Invalid page is not be accessed until it is erased. So the invalid page could be used to impose the word line interference on its vertical neighbor pages to reduce their data retention error. As Shown in Fig. 3(b) , when invalid pages in layer n are programmed to a higher voltage like 6 V, V th distribution of pages in layer nþ1=nÀ1 shift to right significantly. This means that a large amount of electrons are injected into cells in layer nþ1=nÀ1 with only one program operation cycle. Compared with the DRRP technique which needs many operation cycles to reduce retention error, the recovery efficiency is improved greatly by utilizing the word line interference. To further improve the recovery efficiency and reduce the retention error in a block, an iterated WI recovery algorithm is proposed. As illustrated in Fig. 4(a) , the algorithm is made up of several steps:
Step 1: retention error of pages in layer 1 is reduced with DRRP technique. Then all data which can be corrected by ECC is corrected and moved to other block and all pages in layer 1 become invalid.
Step 2: invalid pages in layer 1 (or layer n) are programmed to a higher voltage so that retention error of pages in layer 2 (or layer nþ1) can be reduced by WI.
Step 3: If data in layer 2 (or layer nþ1) can be corrected by ECC, this data is corrected and moved to other block. If not, DRRP is used to further reduce retention error. After all data in layer 2 (or layer nþ1) is corrected and moved to other block, pages in layer 2 (or layer nþ1) become invalid.
Step 4: Jump to Step 2. The operation flow of iterated WI algorithm is shown in Fig. 4(b) . After the procedure is done for the last layer in a block, pages in all layers except layer 1 are recovered by WI and DRRP. Compared with using WI only, more retention error can be recovered by using WI+DRRP technique.
Experiment result
A 3D MLC NAND Flash chip is used for evaluating the effectiveness of WI based recovery technique. In order to compare data recovery capability of WI based recovery technique and DRRP technique, W-RBER (the RBER of a 1-KB sector which has the highest number of bit errors) is measured with varying the number of operation cycles in blocks under 3K P/E cycles. According to Arrhenius law [13] , Baking accelerating test is conducted to emulate a long retention state. With activation energy of 1.1 eV, 9 h 20 min baking under 125°C is equivalent to 1 year at 55°C. pared with previous reported FD technique [8] , retention time of NAND Flash memory is extended for two more years.
Conclusion
In this paper, firstly a word line interference (WI) based data retention error recovery technique is proposed to reduce retention error. By utilizing WI, a large amount of electrons can be re-injected into target retention-failed cell with one program operation. Then an iterated WI recovery algorithm which combines WI with DRRP is proposed. With applying iterated WI algorithm, the retention-failed data is more effectively recovered. Experiment results show that WI can recover retention error 25Â faster than DRRP technique under 2-year retention time. By utilizing WI only, data under 9-year retention time can be recovered. With applying the iterated WI recovery algorithm, data of up to 10-year retention time can be recovered which extend 2-years more retention time than previously reported FD technique [8] . 
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